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EFFECTS OF 
CHARGE- 
J. M, Killiany, W. D. Baker, N. S, Saks, and D. F. Barbe 
ree 
different charge-coupled imagers have been 
investigated. Device performance was evaluated 
as a function of total gamma ray dose. 
principal failure mechanisms have been identified 
for each particular device structure. 
The 
The clock 
and bias voltages required for high total dose 
operation of the devices a re  presented. 
I. INTRODUCTION 
The recently developed charge-coupled devices (CCDs) a r e  expected to 
have low cost, small size, low power consumption, and high reliability. Such 
characteristics make CCDs especially attractive for space flight missions i f  
the devices can be made to operate in  a radiation environment. 
standard CCD design has yet emerged, we have been engaged in a program to 
evaluate the effects of ionizing radiation on several of the CCD structures 
currently in use. 
failure mechanisms and to determine whether the clock and bias voltages can 
be modified to permit higher total dose operation. 
Since no 
Our objectives have been to identify the radiation-induced 
The CCD imagers that we have evaluated include: (1) a 256-bit, two- - 
phase linear imager with overlapping polysilicon gates; (2) a 6O-bit, three- 
phase linear imager with planar doped polysilicon electrodes and high- 
resistivity polysilicon interelectrode isolation; and (3) a 100 X 100 bit a rea  
imager with associated two-phase transfer registers. All three types of 
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imagers were buried-channel devices. 
any of the devices to radiation. 
No effort was made to process harden * 
11. REVIEW O F  CCD OPERATION 
Space considerations do not permit an  explanation of the manner in which 
CCD imagers operate. 
papers (Refs. 1, 2, 3 ) .  Those aspects of CCD operation which are important 
to the treatment of radiation effects were briefly presented by Killiany et al. 
(Ref. 4). 
Barbe (Ref. 5). 
Instead, the reader is directed to a number of tutorial 
The state-of-the-art in CCD imagers has recently been reviewed by 
111. EXPERIMENTAL DETAILS AND RESULTS 
A. 256 X 1 Linear Imager 
The test device is a 256-bit linear imager employing the double-register 
parallel transfer readout organization shown in Figure la (Ref. 6). 
256 photosites a r e  separated by diffused channel stops and covered by a poly- 
silicon photogate 23 pm wide. The center-to-center spacing of the photosites 
is  13 pm. 
gates and self-aligned ion implanted barr iers .  
a r e  interlaced at the output gate and fed into the gated charge integrator. 
shift registers are designed to operate at 5 MHz with a resulting 10 MHz output 
data rate. 
reset clock noise by use of a differential amplifier in the external video 
circuitry . 
The 
The two-phase parallel shift registers have overlapping polysilicon 
The right-left register outputs 
The 
The on-chip compensation amplifier can be used to suppress the 
A cross-section of the shift register is shown in Figure lb. 
insulator is a combination of an oxide and a nitride (Si N ) layer. 3 4  
aligned barr ier  is formed by means of a boron implant. 
a r e  covered with aluminum to prevent the incident light from going through the 
polysilicon gates and smearing the image. 
The gate 
The self- 
The shift registers 
The devices were characterized in both the integration mode and the 
continuous mode of operation. For  the integration mode, the photogates a r e  
.e -0. 
The devices were fabricated by Fairchild Semiconductor, R & D  Laboratory, 
Palo Alto, California, and a r e  commercially available. Fairchild's 5 0 0 -  
stage linear imager has the same structure a s  the 60 X 1 test imager. 
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held at +5 V, and the 1-MHz shift register clocks swing from 0 to t 7  V with a 
50% duty cycle. 
registers by holding the shift register clocks at their high value and pulsing the 
transfer gate from 0 to t 7  V. 
shift registers w a s  inoperable. 
register. The reset  
pulse frequency was 1 MHz instead of the 2-MHz rate required to interlace the 
outputs of the parallel registers. 
Charge is transferred from the photosites to the shift 
In the devices available for testing, one of the 
Hence, all photosites had to  empty into one 
This necessitated the use of a modified timing diagram. 
The input diode (Cp,,) and input gate (GB) were respectively biased to 
t 1 2  V and 0 V to prevent charge from being introduced into the shift registers 
electrically. 
and output diode voltage was t 15 V. 
The output gate (OG) was held at t 3  V, while both the reset  drain 
For  continuous mode operation, both the photogate and transfer gates 
were held at 0 V. 
Two devices were irradiated, with Cobalt 60 gamma rays, the first to 
4 5 4. 5 X 10 rads (Si) and the second to 1.88 X 10 
irradiated while being operated as line imagers with normal bias and clock 
voltages applied. 
control device was also recharacterized after each dose increment as a check 
to the proper operation of the electronics. 
5 X 10 rads, a dose rate of 8.2 X 10 rads (Si)/min was employed. The 
3 highest dose rate employed was 4.6 X 10 
voltage shift was determined from 1-MHz C-V curves taken from an on-chip 
buried-channel capacitor whose gate was biased with the +-1 clock and which 
had t15  V applied to the buried channel. 
rzds (Si). The devices were 
The integration time was 12. 8 ms. An unirradiated 
For  total doses less  than 
4 2 
rads (Si)/min. The flat-band 
The radiation-induced flat-band voltage shift (AV,,), shown in Fig- 
The failure mechanisms resulting from AVFB were: 
ure  2a, limited device operation with the pre-irradiation clocks and bias to 
4 4. 5 X 10 rads (Si). 
( 1 )  buried channel driven out of depletion, (2)  reset transistor biased in the 
conducting state for the entire clock period, and (3) input gate turned on. 
three effects will be discussed separately in the following paragraphs. 
These 
1 
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The first requirement for successful operation of a buried-channel CCD 
i s  that, for zero signal, the implanted layer should be entirely depleted of 
majority carr iers .  
large positive voltage to  the output diode a t  the end of the GCD channel. 
effect of the positive charge buildup in the oxide during irradiation is to 
increase the reverse bias required for total depletion. 
voltage required to deplete the buried channel is shown in Figure 2b a s  a func- 
tion of radiation dose. 
the output diode of this device is 18 V. for doses greater than 5 X lo4  
The depletion is accomplished by applying a sufficiently 
The 
The minimum reset 
The maximum reverse bias that can be applied across 
Hence, 
rads, with the pre-irradiation gate clock and bias voltages previously specified, 
the reset  drain voltage required to  deplete the buried channel is greater than 
the maximum reverse bias which can be applied to the output diode. 
The pre-irradiation threshold voltage of the rese t  drain transistor was 
4 +5 V. For  doses greater than 4 X 10 
sufficient magnitude to cause the rese t  transistor to be biased into the conduct- 
ing state for the entire clock period. 
ing the output signal. 
by applying a negative dc offset to the reset  gate clock of sufficient magnitude 
to turn off the transistor between pulses. 
rads, the flat-band voltage shift is of 
This has the effect of severely distort- 
Proper reset  drain transistor operation can be restored 
The input gate threshold voltage as a function of dose is shown in Fig- 
u re  2b. 
turned on a t  4.5 X 10 rads, filling the shift register wells. Saturation of the 
imager shift register can be avoided by simply increasing the reverse bias 
on the input diode while biasing the input gate to a negative voltage. 
to apply an analog signal to the shift register, a more sophisticated input 
scheme which minimizes the effect of the flat-band voltage shift must be 
employed since the input gate voltage swing between threshold and full-well 
is only about 0.5 V (Ref. 7). 
Fo r  a pre-irradiation input gate voltage of 0 V, the input would be 
4 
In order 
At doses greater than 2 X lo4 rads, the gain of the on-chip PET ampli- 
4 fier began to degrade. After 4 X 10 rads, the voltage output for a full-well 
signal was reduced to  -70% of its pre-irradiation value. The decrease in the 
amplifier gain was probably due to a shift in the operating point of the ampli-  
fier to large current values with a corresponding smaller transconductance, 
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The pre-irradiation full-well signal voltage could be restored by increasing the 
output drain voltage from t15 to t18 V. 
The transfer inefficiency as a function of dose for electrically introduced 
full-well and half-well signals is shown in Figure 3a. 
the inefficiency for the full-well signal can probably be attributed to increased 
interface trapping. 
nique w a s  1.3 x 101O/(cm eV) at 0 rads and increased to a value of 6 x l o l o /  
2 4 4 (em eV) a t  4 . 5  X 10 rads. At 4 X 10 rads, a measurement of inefficiency 
vs. signal amplitude showed a sharp increase in loss for signals greater than 
50% full-well. The inefficiency for 25% full-well was approximately the same 
as the 50% full-well value. A larger inefficiency for signals greater than 50% 
full-well is expected since the buried-channel device is operating in the sur- 
face-channel mode with increased interface state trapping (Ref. 8). 
The larger increase in 
The interface state density as measured by a G-V tech- 
2 
The increase in the thermally generated charge (dark current) density 
as a function of dose is shown for both devices in Figure 3b. 
increase at 4 X 10 
(i. e., the wells a r e  filled with the dark charge in approximately 17 ms)  o r  
require cooled operation. 
The 27-fold 
4 rads would restr ic t  operation to short integration times 
The full-well capacity of both the photosite and shift register wells 
5 4 electrons at 4 X 10 remained at the pre-irradiation value of 3 k 10 rads, 
In principle, the minimum reset  drain voltage required to totally deplete 
the buried channel could be reduced to the pre-irradiation value by applying 
a negative dc offset voltage to a l l  clock and bias gates to compensate for the 
change in surface potential produced by the trapping of positive charge in the 
oxide during irradiation. 
No. 9 at 2 X 10 and 3 X 10 
-5  V, respectively. 
This was confirmed experimentally for device 
4 4 rads by applying offset voltages of - 3 . 5  V and 
4 Device No, 9 was operated for doses greater than 4.5 X 10 rads, with 
a reset drain bias of 17. 5 V, by applying a negative 5-V offset to all gate clocks 
and bias except the reset  transistor gate whose clock had a negative 3-V offset. 
The input diode voltage was held a t  the pre-irradiation value, while the output 
transistor drain bias was  increased to 18 V. 
these offset voltages for doses greater than 5 X 10 
Device No. 9 was irradiated with 
4 rads and functioned up to 
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4 5 a dose of 9 X 10 
-of a negative 9-V offset to the gate clock and bias voltages. 
rads. Operation at 10 rads was restored with the application 
The transfer inef- 
ficiency, full-well capacity, and signal amplitude at 7.5 X 10 4 rads were 
4 approximately the same as those measured at 4 X 10 rads,  However, the 
dark current density increased to 2000 nA/cm At 1.25 X 10 rads, the t rans-  2 5 
fer  inefficiency for a half full-well signal had increased to 3 X 
Unless a capability exists for changing the voltages on the gate clocks 
and the bias of a device after it has been irradiated, the unirradiated devices 
must be capable of being operated with those negative offset voltages which 
a r e  compatible with operation at large doses. 
operated as imagers with a -5 V offset on all gate clocks and bias except the 
rese t  transistor clock, which has a -3  V offset. 
Two unirradiated devices were 
In summary, these devices were operated with the pre-irradiation clock 
4 and bias up to 4. 5 X 10 rads. 
to the gates extended the operational range to 1.25 X 10 
The application of negative dc offset voltages 
5 rads. 
B. 60 X 1 Linear Imager 
This device, with a structure as illustrated in Figure 4, is a three-phase 
buried-channel CCD with planar, doped polysilicon electrodes and high- 
resistivity polysilicon interelectrode isolation. 
p-type silicon with < l o o >  orientation. The channel oxide is thermally grown 
by a dry oxide technique and is 1800 thick. Ion implantation of phosphorus 
through the oxide is used to form a buried-channel 3000 A thick with an  aver- 
age doping of 3 X 10 cm . A layer of high-resistivity polysilicon about 
5000 A thick is deposited over the channel oxide. The electrode pattern is  
formed by selective phosphorus diffusion into the polysilicon sheet. 
deposited oxide is used to protect the device from damage. 
The substrate is 60-95 ohm-cm 
16 -3 
0 
A vapor- 
During operation, the buried channel was kept completely depleted by a 
reverse bias of nominally 13 K between the channel drain contact and the sub- 
strate. (All voltages a r e  referenced to the grounded substrate. ) The phase 
voltage clock swing was between -2 V and t5 V. The imaging gate was held 
at t5 V during the integration time and was pulsed to -2 V when charge was 
to be transferred to the vertical registers.  
-2  V during integration and was pulsed to t5 V when charge was to be 
The transfer gate was held a t  
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transferred to the vertical registers.  
The aluminum light shield was connected to the substrate. 
The nominal integration time was 1 ms. 
The flat-band voltage shift under the imaging gate was -5.5 V at 
4 3 X 10 rads.  The failure mechanisms resulting from AVFB were: (1) buried 
channel driven out of depletion, (2) channel induced in the undoped polysilicon 
interelectrode isolation regions. These two effects will be discussed sepa- 
rately in the following paragraphs. 
The minimum rese t  drain voltage (VDR) required to deplete the buried 
4 
channel was t10 V for an unirradiated device. 
1 x 10 
totally deplete the channel. Experimentally, after 3 X 10 rads, a reset  drain 
voltage of t15 V was required to operate the CCD. 
At a dose slightly greater than 
rads, the nominal t13 V reset drain bias was no longer sufficient to 
4 
The resistivity of the undoped polysilicon isolation between the gate 
electrodes was reduced by a factor of approximately 20 after a total dose of 
4 3 x 10 rads. 
in the undoped polysilicon as a result of trapped positive charge in the oxide. 
The lower isolation resistance allowed the various clock and bias voltages to 
mix together. 
imaging gate waveforms were altered such that almost no bar r ie r  existed 
between the photosensitive elements and the vertical transport registers.  
A cross-section of the device with calculated pre- and post-irradiation poten- 
tial profiles is shown in Figures 4c through 4e. 
allowed almost all of the photo-generated charge under the imaging gate to 
continuously s p i l l  into the vertical registers instead of being collected for  an 
integration time prior to being transferred. As a result, the effective OutLJut 
signal was reduced to approximately 3% of the pre-irradiation full-wcll capac- 
ity. 
of Figure 4e. 
4 of 3 X 10 
and clock voltages. 
This drop in the resistance was due to field-induced channeling 
The principal result  of the mixing was that the transfer and 
The bar r ie r  reduction 
This observed reduction agrees well with that expected from the profile 
Consequently, these devices became inoperative at  a total dose 
rads, and operation could not be recovered by adjusting the bias 
Additional details concerning the effects of radiation on these devices 
have been published (Ref. 9). 
2 34 
6. 100 X 100 Area Imager 
The device consists of 10 4 photosensitive sites arranged in 100 ColUTnns, 
each containing 100 sites (see Figure 5a). 
sensitive sites is a vertical transfer register. 
is employed to multiplex the signals from the vertical registers. A differen- 
tial FET amplifier on the chip provides the video output. 
Adjacent to each coluxnn of photo- 
The horizontal shift register 
During irradiation, the buried channel was kept depleted by applying a 
reverse bias of nominally 16 V between the channel drain and substrate. 
horizontal clock rate was 2 MHz with a voltage swing between t3 V and -7 V. 
The vertical clock pulses were 10 p s  wide with a period of 63 ps. For one of 
the vertical phases, the pulse swing was from t1.5 V to -7 V and back; for 
the other, the pulse swing was from -7 V to  t1.5 V and back. During integra- 
tion, the photosensitive sites were held at t4.5 V to collect photoelectrons and 
then were briefly pulsed to t1.5 V to transfer the charge into the vertical 
transfer registers. 
The 
The integration time was about 8 ms. 
The device has the structure shown in Figure 5b. It is a two-phase, 
buried-channel CCD with ion-implanted barriers.  
polys ilic on and the inter elec tr od e isolation is high -r e s i stivity polys ilicon. 
The CCD substrate is 60-90 ohm-cm p-type silicon with <loo> orientation. 
The channel oxide is 1200 A thick and is grown by a dry oxide technique. 
implantation of arsenic through the oxide is used to form an n-type buried 
channel with a thickness of about 3000 A and an average doping of 1 X 10 
The barr iers  necessary for  two-phase operation a r e  formed by implanting 
boron into the channel. 
over the channel oxide. 
sion into the undoped polysilicon sheet. A thick vapor-deposited oxide covers 
the device. Aluminurn light shields a r e  used to cover all  of the active region 
except for the photosensitive areas. 
The electrodes a r e  doped 
Ion 
0 16 -3  
cm . 
A layer of high-resistivity polysilicon is deposited 
The electrode pattern is formed by selective diffu- 
These CCDs were used a s  the imaging device in a TV operating a t  a 
f rame rate of 120 frames/second (4 times the conventional TV rate), with a 
line time of 65 ps.  
devices is  approximately 16 l p / m m  in the vertical direction and 12 lp/mm in 
the horizontal direction. 
The geometrically calculated limiting resolution for these 
The experimental values determined with a 
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resolution target range from 14 to 16 lp/mrn vertically and,from 11 to 12 lp /mm 
horizontally. A typical pre-irradiation image is shown in Figure 5c. - 
4 For  a total dose of 1 X-10 rads, no change in the imaging quality of the 
4 devices was observable. At  3 X 10 rads, the image did deteriorate signifi- 
cantly. 
ing resolution at this total dose decreased to  between 6 and 10 lp/mm verti- 
cally and between 5 and 6 lp /mm horizontally. At a total dose of 1 X 10 
no image a t  a l l  was obtained with the original clock and bias voltages. 
substantial adjustments of the operating conditions, a rather poor image 
could be recovered. 
A qualitative demonstration of this is shown in Figure 5d. The limit- 
5 
After 
rads, 
Measurements on inter electrode resistances indicate that channeling in 
the polysilicon isolation regions is very likely responsible for the CCD deteri- 
oration a t  higher doses. The dc interelectrode resistance for both the ver- 
tical and horizontal clocks was observed to drop to approximately 20% of its 
pre-irradiation value at 3 x 10 
The reduced interelectrode resistance allows a mixing of the clocking wave- 
fo rms  with a resulting disturbance in the potential well and barr ier  shapes. 
The effect appears to be the same as  that seen on the 60 X 1 imagers described 
in the preceding section. 
4 5 rads and to  less  than 10% at 1 X 10 rads. 
Additional details concerning the effects of radiation on these devices 
have been published (Ref. 4). 
IV. CONCLUSION 
The operating range of a CCD imager in a radiation environment can be 
extended by carefully choosing the pre-irradiation bias voltages. 
devices tested, the most important consideration was  to bias the reset  drain 
so that the buried channel remained depleted after irradiation. 
For the 
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Figure 1. 256 X 1 CCD structure: (a) top view of the device; (b) cross- 
sectional view along the shift register 
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Figure 2. (a) Flat-band voltage shift vs. total dose for  256 X 1; (b) input 
gate threshold voltage and minimum reset  drain voltage vs. total 
dose for 256 X 1 
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Figure 3. (a) Transfer inefficiency VS. total dose for 256 X 1; (b) dark 
current density vs. total dose for 256 X 1 
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Figure 4. 60 X 1 CCD structure and potential profiles: (a) top view; 
(b) cross-sectional view; (c) cross-section of the gate structure; 
(d) pre-irradiation profile of the maximum channel potential; 
(e)  profile of the maximum channel potential after 3 X 10 4 rads 
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Figure 5.  100 X 100 CCD structure and image quality: (a) top view of the 
device; (b) cross-sectional view along a vertical transfer register; 
( c )  pre-irradiation image; (d) image after 3 X 10 4 rads 
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